(4p+q +1) q 2 q(q?1)=2 isolated dc operating points. Bounds are also obtained for the number of dc operating points in circuits using other transistor models.
I. Introduction
Circuits with nonlinear elements may have multiple discrete dc operating points. In contrast, circuits consisting of positive linear resistors possess either one dc operating point, or, in special cases, a continuous family of dc operating points. We consider the problem of estimating upper bounds for the number of isolated dc operating points of circuits consisting of linear positive resistors, exponential diodes, Ebers-Moll modeled 5] bipolar transistors, and insulated-gate eld-e ect transistors (FETs) 21], such as metaloxide FETs (MOSFETs). (Inductors and capacitors do not play a role in establishing a circuit's dc operating point and can be removed from the circuits by being short-circuited and open-circuited, respectively.) Lee and Willson 12] showed that a circuit containing two bipolar transistors possesses at most three isolated dc operating points. It is known that for p 2 isolated dc operating points. However, it appears that no upper bounds of any kind are known for general circuits having p > 2 transistors.
A circuit's operating points are solutions of a system of nonlinear equations F(x) = 0:
We present explicit upper bounds for the number of isolated zeros of such systems when the circuit equations are of Sandberg- . These bounds on the number of dc operating points of transistor circuits are a direct application of a result of Khovanskii 10] in real algebraic geometry. We also obtain upper bounds for circuits with transistors modeled by piecewise-linear diodes and by piecewise-exponential diodes.
We note that to obtain nite upper bounds on dc operating points, it is necessary to make assumptions on the v ? i characteristics of nonlinear diodes used in the circuits, because there are examples of circuits having in nitely many isolated dc operating points, due to Nishi 15] . The bounds we obtain are, however, probably far from best possible for the circuits to which they apply. For circuits containing p transistors and an arbitrary number of linear positive resistors and independent current and voltage sources, it seems reasonable to conjecture an upper bound of 2 p ? 1 dc operating points.
II. Circuit Equations

II-A. Bipolar-Junction Transistors
We study equations for a circuit shown in Fig. 1 (ii) T is a block-diagonal matrix whose rst p blocks are 2 2 block matrices of the form " 1 ? i+1 ? i 1 # ; 1 i p; i odd;
followed by q 1 1 blocks, each equal to 1. The controlled-source current-gains satisfy 0 i ; i+1 < 1. 
The assumption of the no-gain property, i.e., no temperature di erence between the two transistor pn junctions, implies a common functional form (4) We can write equations for circuits consisting of FET devices in the form similar to the form for circuits consisting of bipolar transistors. Such circuits can be viewed as a purely resistive multi-port to which each FET device is connected via two two-ports sharing a common terminal. We let the source of each FET be the common terminal for the two-ports. (This choice lowers the upper bound on the number of operating points that we are able to obtain.) Then, the port currents i 2k?1 and i 2k , are the gate and the drain-source transistor currents of the k-th FET device, respectively. The voltages x 2k?1 and x 2k , are the gate-source and drain-source voltages, respectively. In the case of insulated-gate FET devices, the gate current is always zero, i.e., i 2k?1 0.
The general form of the nonlinear equations for a circuits consisting of q exponential diodes and p FET devices is a system of d = q + 2p equations:
QF(x) + Px + c = 0; (10) where F(x) := 2 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 4 0 f 2 (x 1 ; x 2 ) 0 f 4 (x 3 ; x 4 )
. 3 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 5 : (11) Functions f 2k (x 2k?1 ; x 2k ), for k p, are monotone increasing functions that describe the dependence of the FET drain-source current on the gate-to-source and drain-to-source voltages in three regions of operation (cuto , saturation, and linear, respectively). In the case of an n-channel FET, the forward region (normal mode of operation) (x 2k 0) is given by relations: the lateral di usion correcting factor, and is output conductance factor. The reverse region (inverted mode of operation) is characterized by similar relations obtained by inverting the signs of f 2k (x 2k?1 ; x 2k ) and of x 2k , and by replacing voltages x 2k?1 with x 2k?1 ? x 2k . Hence, each FET device is described by two sets of relations, depending whether the device operates in the forward or in the reverse mode of operation. Functions f k (x k ); k = 2p + 1; :::; d are monotone increasing functions with f k (0) = 0, characterizing exponential diodes (4) . Therefore, the degree of the polynomials f k (x k?1 ; x k ) is at most three. FET devices also possess the passivity and the no-gain properties.
III. Upper Bounds
We consider systems of nonlinear equations of the form AF(x) + Bx + c = 0; (13) where x = (x 1 ; x 2 ; : : : ; x d ) and
This equation is equivalent to (2) with constant matrices A = QT and B = P.
We discuss three di erent types of functional forms for the nonlinear diodes f i (x i ): exponential functions, piecewise-linear, and piecewise-exponential functions. The simplest model for a bipolar transistor is the Ebers-Moll model, which uses the exponential form. Piecewise-linear functions have often been used to approximate nonlinear resistors ( 4], p. 76).
For exponential functions we obtain an upper bound using the following result of Khovanskii 10], 11, p. 12]. (16) in which all coe cients n ij are real. The number of isolated real zeros in R n+d of this system is at most
: (17) Proof. See Theorem 2 also applies to circuit equations with Gummel-Poon transistor models 7], 9]. In the Gummel-Poon model additional functional dependence of the emitter and collector currents on the \base charge" is introduced. This dependence manifests itself in the transistor currents now being sums of exponential functions with three distinct exponents.
It may well be that a stronger upper bound than (20) is valid for system (18) of the special form f i (x) = exp(n i x i ) 1 i d: (21) For d = 2, the upper bound given by Theorem 2 is 18 real solutions. However, it can be shown that for d = 2 there can be at most 6 real solutions, as pointed out by Poonen 18] . A recent result of Nishi 17] We next consider piecewise-linear circuits, e.g., circuits with piecewise-linear modeled bipolar transistors and FET transistors 4]. In the piecewise-linear case there is very simple and well known upper bound for the number of solutions, given by Chua 3] , which states that the number of isolated zeros of a system of d nonlinear equations where each function f i (x i ) is continuous piecewise-linear with k i pieces, is k 1 k 2 k d : (23) This result applies with no assumption of monotonicity (or even continuity) of the diode characteristics, nor does it require that f(0) = 0.
Better upper bounds than (23) can sometimes be obtained for piecewise-linear circuits by taking advantage of special properties of the circuit equations, as done by Foss eprez et al. 6], Theorem 4.1. That paper also presents various examples of piecewise linear circuits that have continuous families of non-isolated zeros (ill-posed systems) (see their Examples 2.11).
We now obtain bounds for dc operating points of circuits with piecewise-exponential modeled bipolar transistors. Such models arise when approximating exponential functions in the Gummel-Poon model 9] over certain ranges of voltages where some exponential terms become negligible.
By a piecewise-exponential function, we mean a function f(y) of the form f(y) = c 1;`e xp(n`y) + c 2;`y + c 3;`; y` y < y`+ 1 ; (24) where ?1 = y 1 < y 2 < : : : < y k+1 = +1. Theorem 3. Consider a system of nonlinear equations AF(x) + Bx + c = 0; (25) (26) has entries f i (x i ) that are piecewise-exponential functions with k i pieces of form c 1;`e xp(n`x) + c 2;`x + c 3;`; for 1 ` d: (27) This system has at most k 1 k 2 : : :
(28) isolated zeros.
Proof.
The set of isolated zeros of the system (26) . 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 5 (30) has entries f i (x) for i even, 1 i < 2p, is a piecewise cubic polynomial in variables x 1 ; :::; x 2p with k i pieces, and f i (x) = 0 for i odd, 1 i < 2p, and f i (x) = exp( P d is then an upper bound for the number of isolated dc operating points.
It is interesting to note empirically that the presence of diodes in practical circuit designs does not seem to a ect the number of dc operating points that the circuit possesses. Nevertheless, the diodes, being exponential nonlinearities, contribute to the upper bounds in the theorems above. 1 Our results can be also applied to metal-semiconductor FET devices (MESFETs). Their model is similar to the model of MOSFET devices with the nonlinearities being polynomials of degree 5 23] . The upper bound on the number of dc operating points in circuits employing MESFETs is easily obtained by applying the same approach as in Theorem 4.
Another type of FET devices are junction eld-e ect transistors (JFETs) 1]. The JFET dc model includes two exponential diodes that form a dc path from the gate to the drain and to the source, respectively. Our results can be extended to such devices by taking into account the two additional exponential diodes per each JFET. If we considered a gate of an FET transistor to be the common terminal of the two-ports by which each FET transistor is connected to the resistive multi-port shown in Fig. 2 The upper bounds of Section III do not make use of all properties that circuit equations possess. In particular, they make no use of properties (i) and (ii) of the SandbergWillson form equations (2), nor do they employ the passivity (7), the no-gain (8) , and the reciprocity (9) properties of transistors. Improved upper bounds may be possible for such circuit equations with exponential-type diodes, assuming these properties hold. For example, it is known that the circuit equations in Sandberg-Willson form (2) for a circuit having at most two transistors (d = 4; p = 2; q = 0) have at most three isolated real zeros, see Lee and Willson 12] . However, one can nd equations of the form of Theorem 1 for d = 4 that have 16 isolated real zeros.
We conclude with a brief discussion of two other methods that have been proposed to obtain upper bounds on the number of dc operating points of transistor circuits.
Nishi and Kawane 13], 14] present an interesting alternate approach to obtaining upper bounds for the number of solutions of circuit equations for nonlinear resistive circuit by assuming that the circuit elements satisfy monotone sign conditions on derivatives such as 
